An Improved di/dt-RCD Detection for Short-Circuit Protection of SiC MOSFET by Xue, Ju et al.
 
  
 
Aalborg Universitet
An Improved di/dt-RCD Detection for Short-Circuit Protection of SiC MOSFET
Xue, Ju; Xin, Zhen; Wang, Huai; Loh, Poh Chiang; Blaabjerg, Frede
Published in:
I E E E Transactions on Power Electronics
DOI (link to publication from Publisher):
10.1109/TPEL.2020.3000246
Publication date:
2020
Document Version
Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Xue, J., Xin, Z., Wang, H., Loh, P. C., & Blaabjerg, F. (2020). An Improved di/dt-RCD Detection for Short-Circuit
Protection of SiC MOSFET. I E E E Transactions on Power Electronics, 36(1), 12-17. [9109734].
https://doi.org/10.1109/TPEL.2020.3000246
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
Downloaded from vbn.aau.dk on: December 26, 2020
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.3000246, IEEE
Transactions on Power Electronics
IEEE TRANSACTIONS ON POWER ELECTRONICS REGULAR LETTER 
 
An Improved di/dt-RCD Detection for Short-Circuit 
Protection of SiC MOSFET 
 
Ju Xue, Student Member, IEEE, Zhen Xin, Member, IEEE, Huai Wang, Senior Member, IEEE, Poh Chiang Loh, and 
Frede Blaabjerg, Fellow, IEEE 
 
 
Abstract-Silicon Carbide (SiC) metal-oxide-semiconductor 
field-effect transistor (MOSFET) has a smaller short-circuit 
tolerance, and hence requires faster and more accurate short-
circuit protection. One prospective method is to combine fast 
di/dt detection with an integration circuit. The former is for 
detecting the extremely fast increase of short-circuit current, 
while the latter is for generating a scaled copy of the short-circuit 
current for comparison with a threshold. The integration is 
almost always performed with a resistive-capacitive (RC) low-
pass filter due to its simplicity. However, it does not produce 
consistent results under different load and fault conditions, which 
can, in turn, cause the detection to fail. An alternative di/dt-RCD 
(RC + diode) protective circuit has therefore been proposed to 
offer more accurate and consistent results, irrespective of the 
fault types. Design equations for the circuit have been derived for 
implementing an experimental setup, from which results have 
proven the effectiveness of the proposed di/dt-RCD protection. 
 
Index Terms—short-circuit protection, SiC MOSFET, Kelvin-
source, Gate-driver 
 
I.  INTRODUCTION 
 
SiC MOSFET has been designed to replace silicon (Si) 
insulated gate bipolar transistor (IGBT) in some applications, 
where high temperature resistance, voltage resistance and 
switching speed are essential [1] [2]. But, with SiC MOSFET, 
short-circuit protection will become more complex because of 
three reasons. Firstly, with a higher switching frequency, SiC 
MOSFET operates in an environment with more severe 
electromagnetic interferences (EMIs) from other devices. This 
may cause errors in the control and gating signals, leading to a 
short-circuit fault [1]. Secondly, with a higher short-circuit 
current but a smaller chip size, SiC MOSFET has a shorter 
short-circuit withstand time [2] [3]. In other words, its short-
circuit detection must be (completed) much faster. Thirdly, as 
operating temperature changes, static characteristics of the SiC 
MOSFET can vary more significantly. 
Direct adoption of an existing IGBT protective technique, 
including detection of its desaturation, gate charge, sampling 
resistance, current magnitude and / or rate of change di/dt, will 
therefore not always function as intended, when used with a 
SiC MOSFET [3]-[6]. Particularly, with the most widely used 
detection of desaturation, short-circuit protection of a SiC 
MOSFET will face two problems. The first problem is related 
to the usual blanking time required for detecting desaturation, 
which will undoubtedly slow down the protection. The second 
problem is related to the earlier mentioned static characteristic 
variations of a SiC MOSFET with temperature. Such 
variations can make it tougher to find a desaturation point for 
the SiC MOSFET, which in turn, renders its detection to be 
less reliable [5]. 
As for detecting gate charge to protect a SiC MOSFET, its 
speed of response can be very fast, but it does not work well 
when detecting the so-called fault under load (FUL) [5] [7]. 
Moreover, Miller capacitance of a SiC MOSFET is noticeably 
smaller than that of an IGBT. It is therefore difficult to 
distinguish between a short circuit and a normal condition [5]. 
Some tradeoffs also exist with detecting current magnitude or 
sampling resistance for protecting the SiC MOSFET. On one 
hand, they exhibit high accuracy and speed, but on the other 
hand, they incur either an expensive high-precision current 
sensor or a lossy sampling resistor. Detection of current 
magnitude or sampling resistance has therefore been rarely 
suggested for short-circuit protection of a SiC MOSFET [5]. 
The other option is to detect rate of change of current 
flowing through parasitic inductance of the SiC MOSFET. 
The detected di/dt can then be processed by a simple resistive-
capacitive (RC) low-pass filter to restore the fast-changing 
current for comparing with a specified threshold. These, 
supported by appropriate latching and shutting-down logics, 
offer a simple protective circuit with both fast response and 
immunity towards temperature variations [3] [6]. It is thus a 
better alternative, as compared to the other described options. 
However, it encounters some problems when detecting FUL, 
which presently have not been resolved well in the literature 
[4] [5]. This paper therefore targets to clearly identify the FUL 
source of problems in Section II, before proposing a simple 
di/dt-RCD (RC + diode) solution in Section III. Section IV 
then describes experimental results, from which a conclusion 
can be drawn for finalizing the paper in Section V. 
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II. TRADITIONAL DI/DT PROTECTION AND ITS PROBLEMS 
 
The operating principles of traditional di/dt short-circuit 
protection are first introduced, from which FUL problems can 
swiftly be brought out through some simple illustrative 
waveforms. 
A. Operating principles 
 
A typical di/dt-RC detection circuit for protecting SiC 
MOSFET is shown in Fig. 1. It consists of three parts named 
from right to left as the differential part (green), integral part 
(blue), and “comparison and turn-off” part (pink). In the 
differential part, voltage vSs across parasitic inductance LSs 
between Kelvin- and power-source terminals of the SiC 
MOSFET has been measured to obtain the derivative of the 
drain-source current iDS: 
 DS
Ss Ss
di
v L
dt
=  (1) 
where LSs can be calibrated during manufacturing by 
performing a double-pulse test with high precision probes for 
measuring vSs and iDS, and then using (1) to find LSs [3].  
As for the second integral part, it usually includes a passive 
RC low-pass filter for performing high-frequency integration 
only. The purpose is to restore the sharp-rising current iDS 
from the measured diDS/dt during a short-circuit fault. A 
related high-frequency transfer function (sRfCf >> 1) can be 
expressed as: 
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− −
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+
 (2) 
where Rf, Cf and vo(s) are resistance, capacitance and output 
voltage of the RC filter, respectively. Output vo(s) is thus a 
restored copy of iDS(s) during fault, but scaled by -LSs / (RfCf). 
The restored vo(s) is then inputted to the third “comparison 
and turn-off” part. More precisely, vo connects to the positive 
terminal of a comparator, whose negative terminal connects to 
a specified threshold voltage V(th). This threshold decides the 
short-circuit level to protect against, and must hence be 
similarly scaled according to (2). The remaining SR latch, 
switch Moff and resistor Roff are then for implementing the 
required shutdown, after the comparator confirms the 
occurrence of a short-circuit fault. 
B. Problems with RC integration despite simplicity 
The RC integrator is for restoring current waveform from its 
derivative, which in Fig. 1 is sensed through measuring the 
voltage across parasitic inductance LSs. Its simplicity and fast 
response have helped greatly with compact packaging and 
lowering costs, while offering protection to the SiC MOSFET. 
However, it does not function properly under certain 
circumstances, which become obvious, after clarifying two 
short-circuit scenarios mentioned in [7]. 
The first scenario happens when the protective circuit of a 
SiC MOSFET senses a short-circuit fault at the instant of 
turning on the device. This is called a hard switch fault (HSF), 
detected by the protective circuit of an initially blocking 
device that has initiated the fault. The second scenario occurs 
when the device has not caused a fault at its turn-on, and is 
hence conducting properly. Its protection circuit however 
subsequently senses a fault caused by the turning on of 
another device. The protective circuit of the conducting device 
has therefore sensed a fault under load (FUL) [7]. Both fault 
scenarios are likely to occur, meaning the same protective 
circuit for a device must flag a fault, regardless of which type 
of fault has occurred.  
More details about both scenarios can be extracted from Fig. 
2, where waveforms of iDS and vo have been drawn for both 
normal and fault conditions. In case of a HSF occurring at 
time t1, the device must turn off whenever its rising current iDS 
reaches iHSF marked in Fig. 2(a). This has been ensured by its 
protective RC integrator, whose output vo rises until it reaches 
the threshold VHSF in Fig. 2(b), which according to (2), is a 
scaled copy of iHSF. After which, both iDS and vo return to zero 
along differently shaped trajectories, which are expected since 
the return of iDS is more gradual (no longer high frequency), 
and hence cannot be tracked closely by the RC integrator. 
On the other hand, if there is no fault at t1, the device 
continues to conduct its nominal current iDS = iNor, after a rapid 
increase and a small overshoot between t1 and t2. The initial 
short trajectory has been tracked accurately by vo of the RC 
integrator, but after t2, vo can no longer track iNor with almost 
zero derivative. Integral vo eventually reaches zero at t3, which 
in Fig. 1, is equivalent to Cf discharging fully through LSs and 
Rf. Despite that, the device continues to conduct iNor until t4, at 
which another device turns on and causes a FUL. Current iDS 
then rises from iNor to iFUL. For the same short-circuited device, 
iFUL should ideally equal to iHSF, as shown in Fig. 2(a). 
However, at the output of the RC integrator, vo rises from zero 
to VFUL, which as seen from Fig. 2(b), is not equal to VHSF. 
Instead, it is smaller by error V'err (≈ Verr), which from (2), will 
vary with iNor. 
To still turn off the conducting device, the triggering 
threshold must hence be reset to VFUL. In other words, the 
protective circuit in Fig. 1 must have two V(th) with one 
threshold at VHSF for HSF and another at VFUL for FUL. This 
can be challenging to design, especially since VFUL varies with 
iNor, which in turn, varies with the connecting loads. 
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Fig. 2. Typical (a) iDS and (b) -vo waveforms associated with di/dt-RC circuit 
under normal, HSF and FUL operating conditions. 
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III. PROPOSED SIMPLE RCD INTEGRATOR 
 
To avoid V'err in Fig. 2 and its load dependency, the voltage 
vo across Cf of the protective circuit in Fig. 1 must be 
prevented from discharging fully, whenever the SiC MOSFET 
being protected is conducting its nominal current iNor. A 
simple solution is to use proposed RCD integrator as shown in 
Fig. 3. The new integrator adds a diode Dblo, a large ground 
resistance Rgro and a reset circuit to the original RC integrator. 
Their roles are described below. 
A. Diode Dblo 
Diode Dblo does not affect the protective circuit of a device, 
whenever that device turns on and causes a HSF at t'1 in Fig. 
4(a). The response of the RCD integrator in Fig. 4(b) during 
HSF therefore remains the same as that of the RC integrator in 
Fig. 2(b). However differences surface during FUL. To 
illustrate, the device turning on at t'1 is assumed to not trigger 
a HSF in Fig. 4(a). Its current therefore stabilizes at iNor, after 
the usual short initial current rise and small overshoot. This 
pattern, including the stabilization at iNor, has precisely been 
tracked by the output vo of the RCD integrator, as shown in 
Fig. 4(b). In other words, vo of the RCD integrator does not 
fall to zero, unlike the RC integrator, whose response has also 
been repeated in Fig. 4(b) for an easier comparison. This is 
possible, because of Dblo blocking vo across Cf from 
discharging in Fig. 3 (if ground resistance Rgro is large enough 
as explained later). 
Subsequently, with a FUL occurring at t'4, vo begins to rise 
to threshold VFUL_RCD = VHSF_RCD, as iDS increases to iFUL = iHSF. 
The same threshold can therefore be set for detecting both 
HSF and FUL with the latter no longer influenced by the loads. 
Such performance can further be enhanced by choosing Dblo 
with a smaller loss to avoid raising charging speed of Cf 
unnecessarily. This then avoids major changes to the detection 
threshold and other parameters. It is thus important to choose 
Dblo as a schottky diode with low junction voltage, low 
reverse-recovery current and fast switching. The chosen diode 
must also have appropriate rated forward current, which 
according to Fig. 3, can peak at: 
 _
_
RCD P
Ss P
f
V
i
R
=       (3) 
where VSs_P represents peak voltage detected across LSs. 
B. Reset circuit 
 
 
Despite its advantage with detecting FUL, diode Dblo 
prevents Cf from discharging or resetting, whenever the driver 
turns off the SiC device, as shown in Fig. 4(b). Voltage vo 
across Cf will then not rise correctly from zero at the start of 
the next switching cycle. This can cause incorrect triggering of 
short-circuit protection. To avoid such occurrence, an explicit 
reset circuit must be inserted to null vo across Cf upon turning 
off the protected device. The inserted reset circuit can be 
viewed from Fig. 3, where a second comparator U2 can 
explicitly be seen. Terminals of U2 are tied to the gate driver 
and a reset threshold Vcomp = 0 V. Therefore, whenever the 
driver turns off the SiC device, U2 outputs a positive voltage 
Vp = 15 V. 
This voltage, upon fed through a CR high-pass filter, gives 
rise to a short positive pulse for turning on reset switch Mreset 
for a time duration treset expressed as: 
( )
( )( )_ _ _
_ ln
GS th M RE RE M RE
reset RE RE M RE
p RE
V C C
t R C C
V C

 +
 − +
 
 
   (4) 
where CRE and RRE are capacitance and resistance of the high-
pass filter, and CM_RE and VGS(th)_M_RE are input capacitance and 
threshold voltage of Mreset. Duration treset in (4) should 
additionally be long enough for Mreset to respond, while not 
affecting the readying of the next short-circuit detection for 
the main SiC device. Moreover, to avoid affecting the RCD 
integral circuit, RRE should connect to the gate-drain of reset 
MOSFET Mreset, instead of its gate-source. This does not affect 
operation of Mreset, since the difference between its drain and 
source voltages is only vo, which usually is 1~2 V.  
C. Ground resistance Rgro 
Ground resistance Rgro is needed to prevent false short-
circuit detection. To better illustrate this, the RCD integrator 
has been enlarged as shown in Fig. 5, where the usual 
differential mode input resistance Rdif within comparator U1 
has also been shown. This resistance unintentionally closes a 
current loop ①  consisting of a voltage source for setting 
threshold V(th), Cf and Rdif. It is therefore possible for Cf to 
charge to V(th), which in turn, signals a false short-circuit. A 
suggested precaution is to insert a ground resistance Rgro for 
forming an alternative shunt current loop ②. Voltage vo across 
Cf can then be approximated as: 
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Fig. 4. Typical (a) iDS and (b) -vo waveforms associated with di/dt-RCD and 
di/dt-RC circuits under HSF and FUL operating conditions. 
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according to Fig. 5, and noting the dc voltage of LSs and dc 
current of Cf are both zero. 
It is thus essential to choose Rgro << Rdif to prevent vo from 
reaching V(th). Additionally, Rgro must be large enough to avoid 
cancelling the effects of diode Dblo, which fortunately can 
easily be met, since Rdif is always very big. Nonetheless, with 
Rgro, vo across Cf can still discharge slightly, after safely 
turning on the SiC device at t'1 in Fig. 4(b). Its minimum value, 
before the device turns off, with reference to its value at t'1 can, 
then, be expressed as: 
 
1
( )gro f fR R C fe
−
+

 (6) 
where f is the switching frequency of the SiC MOSFET. To 
summarize, Rgro must be chosen to provide a satisfactory 
tradeoff between (5) and (6). 
D. Possible oscillations in SiC MOSFET current iDS 
Although Fig. 4(a) shows iDS overshooting only slightly, 
after the protected SiC MOSFET turns on successfully at t'1, 
there may additionally be some high-frequency oscillations in 
practice. These oscillations are mostly caused by LSs and the 
junction capacitance Cj of Dblo in Fig. 5, which when 
integrated, can cause vo to oscillate. To minimize such 
oscillations, an extra small capacitor can be connected in 
parallel with Dblo, even though it is not necessary for the 
implemented experimental setup. Also important to note is 
once Dblo turns on fully, the added small capacitor is shorted 
and will hence not influence the RCD integration. 
 
IV. EXPERIMENTAL SETUP AND RESULTS 
 
An experimental setup with a phase-leg for performing 
double-pulse test (DPT) has been implemented, as shown in 
Fig. 6. Its purpose is to test the proposed di/dt-RCD detection 
when used to protect the lower 30-A SiC MOSFET against 
FUL and HSF. The test sequence begins with DPT performed 
on the lower MOSFET, after which the upper switch is turned 
on during the second pulse to imitate a FUL. As for HSF, the 
process is simply to turn on the upper switch, followed by the 
lower switch. For both tests, the chosen or measured 
parameters are Cf = 470 pF, Rf = 300 Ω, LSs ≈ 3 nH and Rgro = 
30 kΩ, which according to (2), give a scaling factor of iDS / vo 
≈ -47. It implies that with a threshold of V(th) = -1.8 V set for 
comparator U1 in Fig. 1 and Fig. 3, the smallest short-circuit 
current that can correctly activate the protection circuit is 
about 84.6 A (calculated threshold current). 
 
A.  Protection against FUL 
 
Obtained results are then shown in Fig. 7(a) and (b) for the 
proposed RCD and usual RC integrators, respectively. In both 
figures, time t1-t2 shows the smooth turning on of the lower 
MOSFET upon applying the second test pulse. At t3, the upper 
switch from the same phase-leg is intentionally turned on to 
initiate a FUL, causing iDS of the lower MOSFET and output 
vo of each protective integrator to rise in magnitude. At t4, 
protection is triggered upon vo reaching threshold V(th) = -1.8 V, 
but for the RCD integrator, t4 has a smaller value or happens 
earlier. Correspondingly, iDS reaches 90 A with the RCD 
integrator, but much higher at 128 A with the RC integrator. 
To further distinguish these values from the calculated 
threshold current of 84.6 A, corresponding iDS when vo reaches 
-1.8 V is marked as “Trigger protection” current in Fig. 7. 
Then, at t5 after 16 ns of logic delay, gate voltage vGS_MOFF of 
the shutdown switch Moff in Fig. 1 (also used in Fig. 3 but not 
explicitly shown) starts to rise to initiate the protection. At t6, 
switch Moff has been fully turned on, causing the protected 
lower SiC MOSFET to turn off. During the period from t4 to t6, 
it can also be seen that the increase of iDS with di/dt-RC 
detection is smaller than that with di/dt-RCD detection. This is 
due to the SiC MOSFET gradually transiting from its ohmic to 
active region, which in turn, causes its rate of short-circuit 
current increase to drop. 
The recorded magnitudes and times for both integrators 
have subsequently been summarized in Table I, from which it 
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Fig. 7. Measurement results obtained with di/dt detection.  
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can be seen that the proposed RCD integrator reduces the 
detection error from 51.3% to 6.4% and the protection time 
from 100 ns to 60 ns, when tested with a FUL. These are 
possible, since the proposed RCD integrator is not prone to 
measurement error related to the load-dependent nominal 
current iDS = iNor, as explained in Section III. 
It should however be noted that Rgro in parallel with diode 
Dblo can cause the RCD integration to generate an error, which 
according to (6), varies with switching frequency of the SiC 
device. It is therefore necessary to specify a switching 
frequency, which if set at 200 kHz for a current of 30 A, 
results in a reduction of vo by 190.8 mV (29.9%) at the end of 
a 5-μs switching period. Corresponding experimentally 
measured detection error caused by Rgro can be read from Fig. 
8. The reduction of vo read is 180 mV at the end of a 5-μs 
period. This is not very different from the theoretical value of 
190.8 mV. Subsequently, after introducing a FUL, the total 
current detection error increases from 6.4% to 13.5%, which 
in terms of trigger protection current, increases from 90 A in 
Fig. 7(a) to 96 A in Fig. 8. Both currents are not very different, 
since a 180-mV error in vo is seriously not significant, as 
compared to the 1.8-V threshold voltage. 
B. Protection against HSF 
Fig. 7(c) and (d) show results obtained with both di/dt-RC 
and di/dt-RCD schemes when experiencing a HSF. The results 
confirm that both schemes exhibit similar performances, in 
accordance to Subsection II(B). 
C. Practical application issues 
Physically, the proposed di/dt-RCD scheme requires a 
device with a Kelvin source. It should therefore protect a 
power module or a 4-pin discrete device. With the chosen 
device, its parasitic inductance LSs should be measured, 
following the method described in the first paragraph of 
Subsection II(A) or in [3]. In most cases, such measurement 
only needs to be performed once. Subsequently, a simple reset 
circuit must be inserted to the di/dt-RCD scheme, which 
certainly increases complexity slightly, but is definitely a 
simple way for enhancing FUL short-circuit detection. Lastly, 
with a low switching frequency, even though not common 
with a SiC MOSFET, accuracy of the di/dt-RCD detection can 
be ensured by choosing a larger differential mode input 
resistance Rdif for comparator U1. This then permits Rgro to be 
set higher.  
 
V. CONCLUSION 
 
In the paper, an accurate di/dt-RCD protective circuit has 
been proposed for protecting SiC MOSFET under both Hard 
Switch Fault (HSF) and Fault Under Load (FUL). Theories 
and experiments have proven that the included RCD integrator 
can solve the problem of requiring different HSF and FUL 
thresholds for detecting the same short-circuit current or 
detecting different HSF and FUL currents with the same 
comparative threshold. Compared with the existing di/dt-RC 
circuit, the proposed di/dt-RCD circuit is more promising. 
Because existing di/dt-RC circuits either needs to detect a 
much higher FUL current or demands different load-varying 
thresholds.  
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Fig. 8. Error caused by Rgro in di/dt-RCD detection. 
TABLE I. RC VERSUS RCD INTEGRATION 
Integrating 
circuit 
Calculated 
threshold 
current  
Trigger 
protection 
current (t4) 
Detection 
error  
Clamped 
current 
(t6) 
Total 
time 
RC 84.6 A 128 A 51.3% 150 A 100 ns 
RCD 84.6 A 90 A 6.4% 132 A 60 ns 
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